SNUG 2001
Typical Project Timeline
Macro architecture definition
complete
Micro architecture definition
complete
RTL and C-model complete
Unit and C-model verification
complete
Full-chip verification complete
Physical design complete
Timing clean, full function netlist to layout
months
Tapeout
