( ESNUG 211 Item 7 ) ---------------------------------------------- [3/2/95]

From: kaylak@pogo.wv.tek.com (Kayla Klingman)
Subject: Looking For Gotchas In Using Synopsys With Cores

Hi John !

When are you going to marry this girl friend you always talk about in your
ESNUG postings and think about little Cooleys instead of sheep ? 

My new ASIC project is contemplating using an outside vendor with Application
Specific cores (like UARTs and SCSI) with Synopsys/Verilog as the design
vehicle.  Do you know of any caveats with this design combination ?  Are
there any specific questions I should be asking the vendor when using this
approach?

  - Kayla Klingman
    Tektronix


 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)