( ESNUG 241 Item 6 ) ---------------------------------------------- [6/26/96]

From: celiac@teleport.com (Celia Clause)
Subject: Celia's Script To Find Clock & Data Pins Coming From The Same Logic

Hi, John!  Here's a script I recently wrote to find clock and data pins
that originate from the same logic:

   CELL_LIST = {}
   all_registers -edge
   cells = dc_shell_status
   foreach(latch,cells){
     data_pin = latch + "/D"
     clock_pin = latch + "/C"
     all_fanin -to data_pin -flat -start
     d_pins = dc_shell_status
     all_fanin -to clock_pin -flat -start
     clk_pins = dc_shell_status
     match = false
     foreach(dip,d_pins) {
       foreach(ckp,clk_pins) {
         if (ckp==dip){
               match = true
         }
       }
     }
     if(match==true) {
       CELL_LIST = CELL_LIST + latch
     }
   }
   echo CELL_LIST

I figured that someone else might find that this would come in handy...

  - Celia Clause
    RadiSys



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)