( ESNUG 253 Item 3 ) -------------------------------------------- [10/4/96]

From: Muthu Krishnan <muthu@india.ti.com>
Subject: Forced JTAG Insertion Especially When I Don't Want It

Hi John,

I am using Synopsys 34b.  Irrespective of whether the set_port_is_pad
attribute is set or not, insert_jtag always adds JTAG_BSR for all ports
of my core block!  ( And I do not want to make all my design ports to be
JTAGed!!  Due to performance reasons, I want only a few of them to have
boundary scan cells and avoid it for the rest!)

I tried all options, nothing seems to work to stop this forced JTAGing.
Is it a bug with Synopsys 34b Test Compiler or what ?

Also, I would like to use my own JTAG_BSRIN instead of Synopsys JTAG.db
modules.  How can I tell the Test Compiler to use it?

  - Muthu Krishnan
    Texas Instruments



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)