( ESNUG 254 Item 5 ) -------------------------------------------- [11/6/96]

From: Scott Nogueira <scottn@m2p.scs.philips.com>
Subject: Watch Out! -- The LMC PCI Master Model is Memory Hog!

Hi John,

I've recently reported to Synopsys that the Release 8 of the LMC PCI Master
model, for use with Verilog, seems to have a memory leak of some sort.  My
Verilog-XL simulations grow with each LMC command executed, until finally
there is no memory left and VERILOG-XL dies.

Just wanted to flag this to your avid readers and also ask if anyone else
has seen this ?

  - Scott Nogueira, an EDA Plus Consultant
    at Philips Semiconductor



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)