( ESNUG 299 Item 10 ) --------------------------------------------- [9/21/98]
Subject: ( ESNUG 297 #6 ) Need Datapath Compiler For Fast Multiplier & Adder
> I need a fast 6 by 10 multiplier and an 18 input adder. Does anyone know a
> data path compiler for a very popular .35u process which can just give me
> layouts for these things? Synthesis is not fast enough for me even though
> I have tried booth multipliers and wallace tree adders. I guess I need
> physical level design output.
>
> - Muzo
> Kal Consulting
From: Stephen McInerney <stephenm@faraday.ucd.ie>
Hi John,
In reply to Muzo's posting, could he be more specific about speed? My
initial impressions of Module Compiler are positive, can other people share
experiences? (It also seems to achieve library independence.)
For IP block selection, you might want to publicise this excellent and
comprehensive site: http://www.design-reuse.com
- Stephen McInerney
University College, Dublin
---- ---- ---- ---- ---- ---- ----
From: Michael Solka [michael@sgroup.com]
Hello John,
I saw Muzo's ESNUG post and can help. My company does contract design work
and specializes in high performance full custom CMOS. We have done several
execution units which use different size multipliers and adders. We have a
multiplier which we can license. We can provide physical layout as well as
full schematics, simulation models, and timing views. Please see our web
site (www.sgroup.com) and send me some e-mail if you think that we can help
you out. I can also be reached at 512-329-5295 (x102).
- Michael Solka
The Silicon Group, Inc.
---- ---- ---- ---- ---- ---- ----
From: [ A Little Bird ]
The "Epoch" tool from Duet/Cascade Design Automation should be able to do
this. It's an obscure but pretty powerful tool. Disclaimer: I worked there
two years ago. :-) You might also want to check out Arcadia's Mustang.
- [ A Little Bird ]
|
|
