( ESNUG 300 Item 2 ) ---------------------------------------------- [10/7/98]

From: Gary Cook <gc@adv.sonybpe.com>
Subject: What's The Technique To Handle Hierarchical Capacitance Problems?

John,

I was just wondering if you could answer a quick question for me.  I'm having
problems with violating capacitance constraints on nets in my hierarchical
design.  Performing 

     report_constraint -max_capacitance -all_violators

gives a number of violators, some of which I have resolved by doing set_load
on those ports ... others just won't budge whatever I do.  I've tried
characterizing and re-reporting, characterizing and re-synthing but nothing
works.  Can you tell me what the recommended procedure is to resolve these
types of violations ????

  - Gary Cook
    Sony Broadcast



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)