( ESNUG 316 Item 12 ) ---------------------------------------------- [4/8/99]

From: Gary Conti <gconti@hns.com>
Subject: Where Can I Get Copies Of The SNUG'99 Conference Presentations?

John,

Are the presentations presented at SNUG avaiable in some form after
the conference??  I don't have time to go right now, but the three
presentations you pointed out sounded good!

     "Automatic Clock Gating For Power Reduction"
        by Zia Khan and Gaurav Mehta of Intel

     "Power Optimization in the Real World: Do's and Don'ts for
      System-On-Chip Designs"
        by Mike Gladden of Motorola and Iandraneel Das of Synopsys

     "New Clock Gating Feature in Power Compiler 1999.05"
        by Roberto Zafalon of STMicroelectronics

Is this information available free, or at a cost from some contact?
I'd appreciate any information you have.

    - Gary Conti
      Hughes Network Systems



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)