( ESNUG 325 Item 7 ) ---------------------------------------------- [8/18/99]

Subject: ( ESNUG 319 #6 ) Modelsim & VSS VITAL SDF Lib Conflicts W/ DC 99.05

>> I'm trying to do a post-synthesis simulation with Modelsim EE 5.2, using
>> the VITAL lib of my ASIC vendor. I keep getting errors that some instances
>> do not have one or two generics (e.g.: tpd_c_q_posedge).  (I do not have
>> errors of missing instances...)  I don't think there is any error on the
>> top instance I apply the SDF file, nor similar things...  However, I don't
>> know if I produce wrongly the SDF/VHDL files from Synopsys DC 99.05 (I use
>> the SDF v2.1 format).  Is there any chance that the vendor ASIC VITAL
>> models are not 100% VITAL compatible, as said in the Modelsim user manual?
>
> The story has two sides.  For an ASIC library used inside DC, a Synopsys
> model needs to be described (.lib) which is compiled into a binary format
> (.db) by Library Compiler (lc) of Synopsys.  Usually the ASIC vendor is
> already providing the .db format, so you as customer do not need to have
> the lc license and do not need to compile it yourself. ...   I guess, you
> will find either no definition or something like
>
>    tpd_c_q
>
> The missing edge specifyer is enough to let the SDF backannotator failing.
>
>     - Alex Schreiber


From: "jok" <jok@erols.com>

So, does this require some hand edits to make a vital library compliant
which was generated from the ASCII file used to create a synthesis library?
We are considering using the Library Compiler to make a VITAL library.  Now,
what are the caveats to make the library 'compliant' ?  i.e. The missing
edge specifier in your example would seem to be a short-fall of the tool
which created the VITAL library... but is it?  How can a vendor be sure
that the library does not cause grief like the grief spoken about in this
thread?

    - Jim

         ----    ----    ----    ----    ----    ----   ----

From: Eric Venditti <evenditt@tif.ti.com>

Hi,

In fact the latest Synopsys DC version has been enhanced for edge relative
timing and now most of the vital library are not compatible with the new
SDF generated by DC.  In order to solve this problem end to get a DC 98.08
like SDF you can set in your .synopsys_dc.setup a variable call

         sdfout_no_edge = "true";

After that it should work as with the previous version

    - Eric Venditti
      Texas Instruments



 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)