( ESNUG 358 Item 9 ) --------------------------------------------- [8/23/00]

Subject: ( ESNUG 357 #12 )  Well, At Least Veritools Supports C++ Debugging

> Debug Environment: We have added some waveform dumping capabilities but
> these are not anywhere as easy as in Verilog, and require in-house
> support.  I would have preferred to use C-Level's process.  They are
> just now putting in automatic parsing of the C++ code and dumping of
> variables and structs to a VCD file.  This is also nowhere near to the
> point where the Verilog tools are.
>
>     - Dan Joyce
>       Compaq                                     Austin, TX


From: Robert Schopmeyer <schop@vt3.veritools.com>

Hi, John, 

In response to Dan Joyce of Compaq, Veritools demonstrated at DAC a complete
wave form and source code debugging capability for C++ type designs.  We
currently support SystemC but can easily support any of the C++ design
environments.  Our current capabilities include wave form viewing, with a
compression of 7-20 times for the wave form data, while at the same time
allowing for the almost instantaneous loading and display of signals even
from hugh files, along with the stepping and display of the C++ source code
under test.  This is in addition to our standard Verilog and VHDL support.

    - Robert Schopmeyer
      Veritools, Inc.


 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)