( ESNUG 382 Item 11 ) ------------------------------------------- [11/15/01]
From: George Serhan <gserhan@mmcnet.com>
Subject: Eight More Sequence (Sapphire) Physical Studio Customer Tape-outs
John,
I wanted you to update the statistics on the tape-outs with the Physical
Studio of Sequence/Sapphire. We've completed four 0.18 um, 100 - 200 Mhz
tape-outs. We expect another 250 Mhz, 0.13 um tape-out soon, too.
- George Serhan
AMCC
---- ---- ---- ---- ---- ---- ----
From: Reza Hariri <Reza.Hariri@SiliconAccess.com>
Hi John,
I understand you're tabulating tapeouts again so here are a couple more to
add. These are cumulative, i.e. they include the previous ones I
reported last year:
Two designs in TSMC 0.18, 133MHz
One design in TSMC 0.13, 233 MHz
Our flow uses Silicon Perspective for chip-level floorplaning, chip level
CTS, rule based repeater insertion, and occasionally to do block level cell
placement and first pass timing closure on some blocks. We use Sequence
Physical Studio for all blocks and chip-level timing closure and noise
closure. We used Avanti Apollo for block cell placement (ones not placed
by SPC), route, CTS and chip level route.
- Reza Hariri
Silicon Access, Inc.
---- ---- ---- ---- ---- ---- ----
From: Tom Arns <tarns@SandCraft.com>
The Sequence (Sapphire) folks wanted me to mention that we had done another
tape-out with Formit. I'm not sure if you're still tracking this, but
everyone in the timing driven placement business is still very focused on
your tape-out count.
The tape-out was in March 2001, UMC 0.15, 52.6 million transistors, at
600 MHz. We also used Synopsys FlexRoute on the design. It is working
at speed.
- Tom Arns
SandCraft
============================================================================
Trying to figure out a Synopsys bug? Want to hear how 11,000+ other users
dealt with it? Then join the E-Mail Synopsys Users Group (ESNUG)!
!!! "It's not a BUG, jcooley@world.std.com
/o o\ / it's a FEATURE!" (508) 429-4357
( > )
\ - / - John Cooley, EDA & ASIC Design Consultant in Synopsys,
_] [_ Verilog, VHDL and numerous Design Methodologies.
Holliston Poor Farm, P.O. Box 6222, Holliston, MA 01746-6222
Legal Disclaimer: "As always, anything said here is only opinion."
The complete, searchable ESNUG Archive Site is at http://www.DeepChip.com
|
|
