Home The Dirt Page Demos ESNUGs
Subscribe Feedback Photos Trip Reports
ESNUG
( SNUG 99 Item 37 ) ----------------------------------------------- [3/31/99]

 AN UNEXPECTED POWER SURGE:  Tools for power analysis and even optimization
 are coming of age in the EDA world. Power Compiler, Design Power, PowerGate
 (all from Synopsys) and WattWatcher (Sente') are some of the gate level
 power tools.  Go to transisters and you can find EPIC's PowerMill and
 ACE or Simplex's 'Fire & Ice' tools.  Power is no longer a quirky, back
 door problem -- it's become mainstream.

   "I have used Power Compiler and saw substantial power reduction.
    Briefly, one could get 15% power reduction but at substantial area
    cost.  By manipulating the cost function one could limit area penalty
    for a lower power saving.  For my test cases, I was able to get 10%
    power reduction for 2% area penalty."

       - Zia Khan of Intel in ESNUG 306






Top Home  

"This here ain't no one's opinion 'cept my own."
This Web Site Is Modified Every 2 to 3 Days
Copyright 1999-2007 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |