( ESNUG 466 Item 1 ) -------------------------------------------- [07/12/07]

From: Stu Sutherland <stuart=user domain=sutherland-hdl pot calm>
Subject: Intro to Stu & Don's 58 Verilog and System Verilog gotchas

Hi, John,

Here's the paper Don Mills and I presented at the Boston SNUG with all 58
gotchas that we talked about there last year.  We've also published a book
with these gotchas plus a whole bunch more, titled "Verilog and System
Verilog Gotchas" by Springer.  ISBN 978-0-387-71714-2.  Carl said it was
very popular at DAC.

I hope this will help your readers everywhere avoid some of the dumb
mistakes we've all made over the years!  ;)

    - Stu Sutherland
      Sutherland HDL                             Tualatin, OR

P.S. Have you come up with names for your 3 baby orphaned skunks yet?
Index    Next->Item








   
 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)