|
"Did you hear that Sramana Mitra said in her report that Synopsys is
going to buy Atrenta for $45 million?"
- Anon in ESNUG 485 #1
( ESNUG 486 Subjects ) ------------------------------------------ [10/26/10]
Item 1: (ESNUG 484 #9) Migrating from FPGA emulation to Cadence Palladium
Item 2: Mentor CatapultC user on control logic synthesis and AC Channels
Item 3: A Boston SNUG trip report from an analog engineer's point of view
Item 4: A first look at Atrenta SpyGlass Physical for pre-RTL/RTL design
Item 5: (DAC'10 #2) Jim Hogan ranks the variation-aware full custom tools
Item 6: User review of Gidel ProcStar II and a first look at ProcSoC 3
Item 7: ( ESNUG 479 #4 ) "How many companies are actually using HLS?"
Item 8: (ESNUG 485 #6) Oops! Quartz had no missed/false errors vs Calibre!
Item 9: Benchmarking new Calibre SmartFill vs. old Calibre dummy fill
Item 10: Clever partitioning with IC Manage and Synopsys Custom Designer
( ESNUG 486 Other Stuff ) --------------------------------------- [10/26/10]
Advanced manufacturing closure with Mentor's Calibre InRoute
Synopsys HSPICE & Solido for variation-aware custom IC design
Zocalo's Introduction to SVA Assertions for Design Engineers
|
|
|
|
||||||||
|
|||||||||
|
"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too." This Web Site Is Modified Every 2-3 Days Copyright 1991-2024 John Cooley. All Rights Reserved. | Contact John Cooley | Webmaster | Legal | Feedback Form | |
!!! "It's not a BUG, /o o\ / it's a FEATURE!" ( > ) \ - / _] [_ (jcooley 1991) |
||||||||