The Wiretap Intercept No. 110509
opinions and skeptical speculations too small to fit into an Industry Gadfly column 

Subject: Cooley has edgy questions for upcoming DAC "Headaches" Panel!



I'm moderating a tech panel at DAC about 1) IP reuse in SoC designs
*and* 2) variation in custom IC designs.

Two recent surveys found that "variation" was the #1 headache for
custom IC design and "IP reuse" was the #2 headache for SoC design.

Moderator:

    - John Cooley, DeepChip.com founder

Panelists:

    - Gary Smith, EDA industry analyst
    - David Genzer, Dir of IC design, Biotronik
    - Jim Hogan, EDA investor
    - Trent McConaghy, CSO, Solido Design
    - Shiv Sikand, VP Eng, IC Manage

   Date/Time: Monday, June 6, 3:30-4:30 pm
   Location: DAC meeting room #25A


See you there!

    - John Cooley
      DeepChip.com                          Holliston, MA
      An archive of prior intercepts       Next intercept       To reply or send a story to John

 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise
"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form | 

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)