!!!     "It's not a BUG,                         
  /o o\  /  it's a FEATURE!"                              (508) 429-4357
 (  >  )
  \ - /                    SNUG'04 Trip Report:
  _] [_                           - or -
           A Survey of 148 Engineers on Synopsys vs. its Rivals

                              by John Cooley
           Moderator Of The E-mail Synopsys Users Group (ESNUG)

          The 14th Annual Synopsys Users Group Meeting (SNUG'04)
                 in San Jose, CA, March 15th - 17th, 2004


    "I am still amazed today after using the tool for 6 months that anyone
     would have the balls to actually try to sell something this bad."

        - Robert Maxwell of Mediaworks-ISI reviewing Avanti Cosmos


( SNUG 04 Subjects ) --------------------------------------------- [08/11/04]

  Item 1: The Synopsys/Avanti Customer Demographics
  Item 2: Customers Rate The Best & The Worst Synopsys/Avanti Tools
  Item 3: VCS, SystemC, System Verilog, Synopsys Formality, Magellan, DW
  Item 4: DC 2003.06 vs. DC 2003.12 vs. DC 2004.06 (Nighthawk2)
  Item 5: Design Compiler vs. Cadence Ambit/Get2chips, Synplicity ASIC, Magma
  Item 6: Synopsys DFT Compiler/TetraMAX vs. Mentor DFT Advisor/FastScan
  Item 7: LogicVision, Mentor TestKompress, Synopsys SocBIST
  Item 8: Astro, Apollo, Cadence, Magma P&R
  Item 9: Cadence Virtuoso, Avanti Cosmos, SiCanvas Laker, Avanti Saber
 Item 10: PrimeTime
 Item 11: Synopsys PhysOpt, Galileo
 Item 12: Mentor Calibre, Avanti Hercules, Cadence Assura
 Item 13: Avanti Star-RCXT, Cadence Simplex Fire & Ice, Mentor Calibre-xRC
 Item 14: Synopsys PrimeTime-SI vs. Cadence CeltIC
 Item 15: Synopsys AstroRail vs. Cadence Simplex VoltageStorm
 Item 16: DC-FPGA and FPGA Compiler II
 Item 17: Nassda HSIM, Avanti HSPICE, NanoSim, Mentor Eldo, Cadence Ultrasim
 Item 18: Synopsys Power Compiler & PrimePower, Sequence PowerTheater


============================================================================

 Trying to figure out a Synopsys bug?  Want to hear how 17,088 other users
  dealt with it?  Then join the E-Mail Synopsys Users Group (ESNUG)!
 
     !!!     "It's not a BUG,               
    /o o\  /  it's a FEATURE!"                 (508) 429-4357
   (  >  )
    \ - /     - John Cooley, EDA & ASIC Design Consultant in Synopsys,
    _] [_         Verilog, VHDL and numerous Design Methodologies.

    Holliston Poor Farm, P.O. Box 6222, Holliston, MA  01746-6222
  Legal Disclaimer: "As always, anything said here is only opinion."
 The complete, searchable ESNUG Archive Site is at http://www.DeepChip.com

 Sign up for the DeepChip newsletter.
Email
 Read what EDA tool users really think.


Feedback About Wiretaps ESNUGs SIGN UP! Downloads Trip Reports Advertise

"Relax. This is a discussion. Anything said here is just one engineer's opinion. Email in your dissenting letter and it'll be published, too."
This Web Site Is Modified Every 2-3 Days
Copyright 1991-2024 John Cooley.  All Rights Reserved.
| Contact John Cooley | Webmaster | Legal | Feedback Form |

   !!!     "It's not a BUG,
  /o o\  /  it's a FEATURE!"
 (  >  )
  \ - / 
  _] [_     (jcooley 1991)